

Implementación de un Sistema de Modulación Wavelet Multiportadora

Tesis de Grado

Alumno: Leonardo Martín Carducci

Directora: Dr. Ing. Cecilia G. Galarza




Laboratorio de Procesamiento de Señales y Comunicaciones (LPSC) de la Facultad de Ingeniería de la Universidad de Buenos Aires.





Objetivos

- Proponer un esquema de *Modulación Wavelet Multiportadora* para un sistema de comunicación BPL.
- Evaluar los algoritmos más eficientes para su implementación.
- Diseñar una descripción de hardware para implementar los algoritmos elegidos sobre una FPGA.

Esquema de Modulación DWMT-ELT-II



Extended Lapped Transform type-II (ELT-II)



Etapas D_0 y D_1

Matriz D_j (para $j=\{0,1\}$, $M=8$)


$$D_j = \begin{bmatrix} -\cos(\theta_{0,j}) & 0 & 0 & 0 & 0 & 0 & 0 & \sin(\theta_{0,j}) \\ 0 & -\cos(\theta_{1,j}) & 0 & 0 & 0 & 0 & \sin(\theta_{1,j}) & 0 \\ 0 & 0 & -\cos(\theta_{2,j}) & 0 & 0 & \sin(\theta_{2,j}) & 0 & 0 \\ 0 & 0 & 0 & -\cos(\theta_{3,j}) & \sin(\theta_{3,j}) & 0 & 0 & 0 \\ 0 & 0 & 0 & \sin(\theta_{3,j}) & \cos(\theta_{3,j}) & 0 & 0 & 0 \\ 0 & 0 & \sin(\theta_{2,j}) & 0 & 0 & \cos(\theta_{2,j}) & 0 & 0 \\ 0 & \sin(\theta_{1,j}) & 0 & 0 & 0 & 0 & \cos(\theta_{1,j}) & 0 \\ \sin(\theta_{0,j}) & 0 & 0 & 0 & 0 & 0 & 0 & \cos(\theta_{0,j}) \end{bmatrix}$$

Factores de fase

$$\theta_{i,0} = -\left((2i+1)\frac{1}{M} + 3 \right) \frac{\pi}{8} \qquad \theta_{i,1} = \left((2i+1)\frac{1}{M} - 3 \right) \frac{\pi}{8}$$

Discrete Cosine Transform type-IV (DCT-IV)

$$U(k) = \sum_{n=0}^{M-1} u(n) \cos \left(\frac{\pi}{M} \left(k + \frac{1}{2} \right) \left(n + \frac{1}{2} \right) \right) \quad \begin{cases} k=0,1,\dots,M-1 \\ n=0,1,\dots,M-1 \end{cases}$$




$$C = 2 \text{diag} \{c(0), c(1), \dots, c(M-1)\}$$

$$c(n) = \cos \left(\frac{\pi}{2M} \left(n + \frac{1}{2} \right) \right)$$

Discrete Cosine Transform type-II (DCT-II)

$$V(k) = \sum_{n=0}^{M-1} v(n) \cos \left(\frac{\pi}{M} \left(n + \frac{1}{2} \right) k \right) \quad \begin{cases} k=0,1,\dots,M-1 \\ n=0,1,\dots,M-1 \end{cases}$$




$$Q = \text{diag} \{q(0), q(1), \dots, q(M-1)\}$$

$$q(k) = \cos \left(\frac{\pi}{2M} k \right) - j \sin \left(\frac{\pi}{2M} k \right)$$

Plataforma física elegida

Virtex-5 XC5VLX110T de Xilinx










Características del kit:

- 1GB Compact Flash card
- 256 MB SODIMM module
- SATA cable
- XUP USB-JTAG
- Programming Cable
- DVI to VGA adaptor
- 6A power supply.

Justificación de la elección



- Dispositivo reprogramable.
- Procesamiento de alta velocidad.
- Mayor control de las interfaces entre el dispositivo y los DAC/ADC.

Herramienta de diseño





- Herramienta de alto nivel para el diseño de sistemas de procesamiento digital de alta performance utilizando FPGAs.
- Entorno de diseño en Simulink.

Transmisor





Receptor





Implementación del MODEM DWMT-ELT-II

IELT-II




Implementación del MODEM DWMT-ELT-II

ELT-II



DCT-IV



Estimación de recursos de hardware

Recursos	Requerido		Disponible
	Número	Porcentaje [%]	
Number of Slice Registers	21586	31	69120
Number of Slice LUTs	27435	39	69120
Number of bonded IOBs	66	10	640
Number of Block RAM/FIFO	21	14	148
Number of BUFG/BUFGCTRLs	1	3	32
Number of DSP48Es	56	87	64

